ON Semiconductor®



PCS2I2310ANZ

3.3V SDRAM Buffer for Mobile PCS with 4 SO-DIMMs

Features


- One input to 10 output buffer/driver
- Supports up to four SDRAM SO-DIMMs
- Two additional outputs for feedback
- Serial interface for output control
- Low skew outputs
- Up to 133MHz operation
- Multiple V_{DD} and V_{SS} pins for noise reduction
- Dedicated OE pin for testing
- Space-saving 28 Pin SSOP package
- 3.3V operation


Functional Description

The PCS2I2310ANZ is a 3.3V buffer designed to distribute high-speed clocks in mobile PC applications. The part has 10 outputs, 8 of which can be used to drive up to four SDRAM SO-DIMMs, and the remaining can be used for external feedback to a PLL. The device operates at 3.3V and outputs can run up to 133MHz, thus making it compatible with Pentium $II^{\circledast1}$ processors.

The PCS2I2310ANZ also includes a serial interface (IIC), which can enable or disable each output clock. The IIC is Slave Receiver only and is Standard mode compliant. IIC Master can write into the IIC registers but cannot read back. The first two bytes after address should be ignored by IIC Block and data is valid after these two bytes as given in IIC Byte Flow Table. On power-up, all output clocks are enabled. A separate Output Enable pin facilitates testing on ATE.

Note: 1. Pentium II is a registered trademark of Intel Corporation.





Pin Configuration

Pin Descriptio	'n
----------------	----

Pins	Name	Туре	Description
1, 5, 10, 19, 24, 28	V _{DD}	Р	3.3V Digital voltage supply
4, 8, 12, 17, 21, 25	V _{SS}	Р	Ground
13	VDDIIC	Р	3.3V Serial interface voltage supply
16	V _{SSIIC}	Р	Ground for serial interface
9	BUF_IN	I	Input clock, 5V tolerant
20	OE	I	Output Enable, three-states outputs when LOW. Internal pull-up to V_{DD}
14	SDATA	I/O	Bi-directional Serial data pin. Internal pull-up to $V_{\text{DD.}}\text{5V}$ tolerant
15	SCLK	I	Serial clock input. Internal pull-up to V_{DD} 5V tolerant
2, 3, 6, 7	SDRAM [0-3]	0	SDRAM byte 0 Clock Outputs
22, 23, 26, 27	SDRAM [4-7]	0	SDRAM byte 1 Clock Outputs
11, 18	SDRAM [8–9]	0	SDRAM byte 2 Clock Outputs

Device Functionality

OE	SDRAM [0-17]
0	High-Z
1	1 x BUF_IN

Serial Configuration Map

- The Serial bits will be read by the clock driver in the following order:
 - Byte 0 Bits 7, 6, 5, 4, 3, 2, 1, 0 Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0
 - Byte N Bits 7, 6, 5, 4, 3, 2, 1, 0
- Reserved and unused bits can be programmed to either "0" or "1".
- Serial interface address for the PCS2I2310ANZ is:

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	1	0	0	1	

Byte 0: SDRAM Active/Inactive Register¹ (1 = Enable, 0 = Disable), Default = Enable

Bit	Pin #	Description
Bit 7		Unused
Bit 6		Unused
Bit 5		Unused
Bit 4		Unused
Bit 3	7	SDRAM3 (Active/Inactive)
Bit 2	6	SDRAM2 (Active/Inactive)
Bit 1	3	SDRAM1 (Active/Inactive)
Bit 0	2	SDRAM0 (Active/Inactive)

Byte 1: SDRAM Active/Inactive Register¹ (1 = Enable 0 = Disable) Default = Enable

	(1 = Ellable, 0 = Disable), Delault = Ellable				
Bit	Pin #	Description			
Bit 7	27	SDRAM7 (Active/Inactive)			
Bit 6	26	SDRAM6 (Active/Inactive)			
Bit 5	23	SDRAM5 (Active/Inactive)			
Bit 4	22	SDRAM4 (Active/Inactive)			
Bit 3	-	Unused			
Bit 2		Unused			
Bit 1		Unused			
Bit 0		Unused			

Byte 2: SDRAM Active/Inactive Register¹ (1 = Enable, 0 = Disable), Default = Enable

Bit	Pin #	Description
Bit 7	18	SDRAM9 (Active/Inactive)
Bit 6	11	SDRAM8 (Active/Inactive)
Bit 5	-	Reserved
Bit 4		Reserved
Bit 3		Reserved
Bit 2		Reserved
Bit 1	-	Reserved
Bit 0		Reserved

1. When the value of bit in these bytes is high, the output is enabled. When the value of the bit is low, the output is forced to low state. The default value of all the bits is high after chip is powered up.

IIC Byte Flow

Note:

Byte	Description			
1	IIC Address			
2	Command (dummy value, ignored)			
3	Byte Count (dummy value, ignored)			
4	IIC Data Byte 0			
5	IIC Data Byte 1			
6	IIC Data Byte 2			

Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
V _{DD}	Supply Voltage to Ground Potential	-0.5V to +7.0	V
V _{IN}	DC Input Voltage (Except BUF_IN)	-0.5V to V _{DD} + 0.5	V
V _{INB}	DC Input Voltage (BUF_IN)	-0.5V to +7.0	V
T _{STG}	Storage Temperature	-65°C to +150	°C
TJ	Junction Temperature	150	°C
T _{DV}	Static Discharge Voltage (As per JEDEC STD22- A114-B)	2000	V

Operating Conditions

Parameter	Description	Min	Мах	Unit
V _{DD}	Supply Voltage	3.135	3.465	V
T _A	Operating Temperature (Ambient Temperature)	0	70	°C
CL	Load Capacitance	20	30	рF
C _{IN}	Input Capacitance		7	рF
t _{PU}	Power-up time for all V _{DD} 's to reach minimum specified voltage (power ramps must be monotonic)	0.05	50	ms

Electrical Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
VIL	Input LOW Voltage	Except serial interface pins			0.8	V
VILIIC	Input LOW Voltage	For serial interface pins only			0.7	V
VIH	Input HIGH Voltage		2.0			V
V _{OL}	Output LOW Voltage ¹	$I_{OL} = 25 \text{mA}$			0.4	V
V _{OH}	Output HIGH Voltage ¹	I _{OH} = -36mA	2.4			V
I _{CC}	Quiescent Supply Current	$V_{DD} = 3.465V$, $V_i = V_{DD}$ or GND $I_0 = 0$		50	100	μA
I _{OZ}	High Impedance Output Current	V_{DD} = 3.465V, V_i = V_{DD} or GND			±10	μA
I _{OFF}	OffState Current (for SCL ,SDATA)	V_{DD} = 0V, V _i = 0V or 5.5V			50	μA
ΔI _{CC}	Change in Supply Current	V_{DD} = 3.135V to 3.465V One Input at V_{DD} -0.6, All other Inputs at V_{DD} or GND			500	μA
li	Input Leakage	V _{DD} = 3.465V or GND (Applicable to all Input Pins)	-5		+5	μA
I _{DD}	Supply Current ¹	Unloaded outputs, 133MHz			266	mA
I _{DD}	Supply Current ¹	Loaded outputs, 30pF, 133MHz			360	mA
I _{DD}	Supply Current ¹	Unloaded outputs, 100MHz			200	mA
I _{DD}	Supply Current ¹	Loaded outputs, 30pF, 100MHz			290	mA
I _{DD}	Supply Current ¹	Unloaded outputs, 66.67MHz			150	mA
I _{DD}	Supply Current ¹	Loaded outputs, 30pF, 66.67MHz			185	mA
I _{DDS}	Supply Current	BUF_IN=V _{DD} or V _{SS} , all other inputs at V _{DD}			500	μA

Note: 1. Parameter is guaranteed by design and characterization. Not 100% tested in production.

Parameter	Name	Test Conditions	Min	Тур	Max	Unit
f _{max}	Maximum Operating Frequency				133	MHz
t _D	Duty Cycle ^{2,3} = $t_2 \div t_1$	Measured at 1.5V	45.0	50.0	55.0	%
t ₃	Rising Edge Rate ³	Measured between 0.4V and 2.4V	1	2	4	V/nS
t4	Falling Edge Rate ³	Measured between 2.4V and 0.4V	1	2	4	V/nS
t ₅	Output-to-Output Skew ³	All outputs equally loaded		150	225	pS
t ₆	SDRAM Buffer LH Prop. Delay ³	Input edge greater than 1V/nS	1	2.7	3.5	nS
t7	SDRAM Buffer HL Prop. Delay ³	Input edge greater than 1V/nS	1	2.7	3.5	nS
$t_{\text{PLZ},}t_{\text{PHZ}}$	SDRAM Buffer Enable Delay ³	Input edge greater than 1V/nS	1	3	5	nS
t _{PZL,} t _{PZH}	SDRAM Buffer Disable Delay ³	Input edge greater than 1V/nS	1	3	5	nS
	Rise Time for SDATA	C _L = 10pF	6			
tr	(Refer to <i>Test Circuit for IIC</i>) Refer to <i>Figure</i> 3	C _L = 40pF			250	nS
	Fall Time for SDATA	C _L = 10pF	20			
t _f	(Refer to <i>Test Circuit for IIC</i>) Refer to <i>Figure 3</i>	C _L = 40pF			250	nS

Switching Characteristics¹

Notes: 1. All parameters specified with loaded outputs.

Duty cycle of input clock is 50%. Rising and falling edge rate is greater than 1V/nS.
Parameter is guaranteed by design and characterization. Not 100% tested in production.

Test Circuit for SDRAM Enable and Disable Times




Figure 1. Load circuit for Switching times

SDRAM Enable and Disable Times

 $\begin{array}{l} V_{M} = 1.5 V \\ V_{X} = V_{OL} + 0.3 V \\ V_{Y} = V_{OH} - 0.3 V \end{array}$

 V_{OH} and V_{OL} are the typical Output Voltage drop that occur with the output load.





Figure 2. 3-State Enable and Disable times


Test Circuit for IIC Rise and Fall Times






Switching Waveforms


Duty Cycle Timing




All Outputs Rise/Fall Time




Output-Output Skew



SDRAM Buffer LH and HL Propagation Delay




Test Circuits



Rev. 1 | Page 7 of 12 | www.onsemi.com

Application Information

Clock traces must be terminated with either series or parallel termination, as is normally done.



Summary

- Surface mount, low-ESR, ceramic capacitors should be used for filtering. Typically, these capacitors have a value of 0.1µF. In some cases, smaller value capacitors may be required.
- The value of the series terminating resistor satisfies the following equation, where Rtrace is the loaded characteristic impedance of the trace, Rout is the output impedance of the buffer (typically 25Ω), and Rseries is the series terminating resistor.

Rseries > Rtrace – Rout

- Footprints must be laid out for optional EMI-reducing capacitors, which should be placed as close to the terminating resistor as is physically possible. Typical values of these capacitors range from 4.7pF to 22pF.
- A Ferrite Bead may be used to isolate the Board V_{DD} from the clock generator V_{DD} island. Ensure that the Ferrite Bead offers greater than 50Ω impedance at the clock frequency, under loaded DC conditions.
- If a Ferrite Bead is used, a 10µF–22µF tantalum bypass capacitor should be placed close to the Ferrite Bead. This capacitor prevents power supply droop during current surges.

IIC Serial Interface Information


The information in this section assumes familiarity with IIC programming.

How to program PCS2I2310ANZ through IIC:

- Master (host) sends a start bit.
- Master (host) sends the write address D3 (H).
- PCS2I2310ANZ device will acknowledge.
- Master (host) sends the Command Byte.
- PCS2I2310ANZ device will acknowledge the Command Byte.
- Master (host) sends a Byte count.
- PCS2I2310ANZ device will acknowledge the Byte count.
- Master (host) sends the Byte 0.
- PCS2I2310ANZ device will acknowledge Byte 0.
- Master (host) sends the Byte 1.
- PCS2I2310ANZ device will acknowledge Byte 1.
- Master (host) sends the Byte 2.
- PCS2I2310ANZ device will acknowledge Byte 2.
- Master (host) sends a Stop bit.

Controller (Host)	PCS2I2310ANZ (slave/receiver)	
Start Bit		
Slave Address D3(H)		
	ACK	
Command Byte		
	ACK	
Byte count		
	ACK	
Byte 0		
	ACK	
Byte 1		
	ACK	
Byte 2		
	ACK	
Stop Bit		

Package Information




	Dimensions				
Symbol	Inches		Millimeters		
	Min	Max	Min	Max	
А		0.079		2.0	
A1	0.002		0.05		
A2	0.065	0.073	1.65	1.85	
D	0.394	0.409	10.00	10.40	
L	0.021	0.037	0.55	0.95	
E	0.295	0.319	7.50	8.10	
E1	0.197	0.220	5.00	5.60	
R1	0.004		0.09		
b	0.009	0.015	0.22	0.38	
b1	0.009	0.013	0.22	0.33	
С	0.004	0.010	0.09	0.25	
c1	0.004	0.008	0.09	0.21	
L1	0.050 REF		1.25 REF		
е	0.026 BSC		0.65 BSC		
θ	0°	8°	0°	8°	

Ordering Information

Part Number	Marking	Package Type	Operating Range
PCS2P2310ANZG-28-AT	2P2310ANZG	28-pin SSOP –Tube, Green	Commercial
PCS2P2310ANZG-28-AR	2P2310ANZG	28-pin SSOP – Tape and Reel, Green	Commercial
PCS2I2310ANZG-28-AT	2I2310ANZG	28-pin SSOP –Tube, Green	Industrial
P2I2310ANZG-28AR	2I2310ANZG	28-pin SSOP – Tape and Reel, Green	Industrial

Device Ordering Information



Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.

Note: This product utilizes US Patent #6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003.

ON Semiconductor and ^(III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. U.S Patent Pending; Timing-Safe and Active Bead are trademarks of PulseCore Semiconductor, a wholly owned subsidiary of ON Semiconductor. This literature is subject to all applicable copy

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada **Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada **Email:** orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative